Abstract-The series-resonant dc-dc converter (SRC) is widely used as power supply for telecommunications, wireless power transfer for electrical vehicle, and high-voltage power supplies. Recently, it became very popular in solid-state transformer application, where fault tolerance is a highly desired feature and it is obtained through redundancy. This letter proposes a reconfiguration scheme for the SRC for the case of failure in one semiconductor, which could drastically reduce the need of redundancy. Using the proposed scheme, the full-bridge based SRC can be reconfigured in a half-bridge topology, in order to keep the converter operational even with the failure [open circuit (OC) or short circuit (SC)] of one switch. As a drawback of this technique, the output voltage drops to half of its original value. Therefore, a novel reconfigurable rectifier based on the voltage-doubler topology is proposed as a solution to keep the output voltage constant after the fault. To verify the feasibility of the proposed scheme, the converter is tested experimentally in a 700-600 V prototype with 10 kW of output power. An insulated gate bipolar transistor (IGBT) SC fault is tested and the results confirm the effectiveness of the proposed approach.
I. INTRODUCTION
T HE series-resonant dc-dc converter (SRC) has been frequently used in wireless power transfer application for electrical vehicle [1] - [4] , battery charger [5] , [6] , renewable energy system [7] - [10] , and high-voltage power supply for specific applications, such as traveling-wave tube for satellite application [11] . Recently, this topology became very popular in solid-state transformer (SST) [12] - [14] , mainly because of its output voltage regulation characteristic in open loop. The SRC has been used for traction application [12] , [13] , where an efficiency of around 98% was achieved.
In SST, telecommunication or even in renewable energy system applications, the continuity of operation is of paramount importance. For this reason, a highly reliable system (preferable with redundancies) is required. The fault-tolerant feature contributes to increase the availability of the system and several fault-tolerant methods have been proposed in the literature [15] - [18] . Most of these methods include a significant amount of extra hardware (such as semiconductors/leg redundancy [15] , The authors are with the Chair of Power Electronics, Christian-AlbrechtsUniversität zu Kiel, Kiel 24118, Germany (e-mail: lfc@tf.uni-kiel.de; gibu@tf.uni-kiel.de; ml@tf.uni-kiel.de).
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Digital Object Identifier 10.1109/TPEL.2016.2585668 [17] or series connection of fuses/switches to isolate the fault [15] , [16] , [18] ), increasing the cost and compromising the efficiency of the system. In this context, this letter proposes a fault-tolerant solution with minimum of additional hardware and no impact on efficiency for the SRC converter, using the advantage of inherent fault-tolerant capability of this topology.
Independently from the mechanism, there are two possible failure types for the semiconductor: open circuit (OC) or short circuit (SC). According to [19] , [20] , the reasons that imply an OC failure are bond-wire lift off or rupture and failure on the gate drive. Meanwhile, the SC failure might be a result of an overvoltage, static or dynamic latch up, second breakdown, or energy shock. Since most of the failures result in an SC condition [19] , this work focuses on an SRC resilient to SC failure.
The proposed reconfiguration scheme consists in reconfiguring the full-bridge SRC (FB-SRC) in a half-bridge SRC (HB-SRC) converter. Nevertheless, the output voltage generated by the HB-SRC is half of the output generated by the FB-SRC, considering the same parameters. Therefore, a novel reconfigurable rectifier based on the voltage-doubler topology is proposed in order to keep the same output voltage. The operation principle of the FB-SRC and HB-SRC operating in discontinuousconduction mode (DCM) are presented in Section II. In Section III, the reconfiguration scheme is described in detail and the proposed fault-tolerant topology is presented. Experimental results are provided in Section IV, in order to confirm the theoretical analysis developed in this letter. Finally, the conclusion is presented in Section V.
II. OPERATION PRINCIPLE OF THE SRC

A. Full-Bridge SRC
The topology of the SRC based on FB configuration is shown in Fig. 1(a) . To simplify the description, an unidirectional topology is considered in this analysis and a diode bridge rectifier is used in the secondary side. To support the analysis, the variables resonant frequency (f o ), resonant angular frequency (ω 0 ), and characteristic impedance of the resonant network (Z) are defined by (1) , in terms of the resonant inductor (L r ) and capacitor (C r ) of the tank circuit as i Lr reaches zero before half of the switching period, and it remains zero until the primary bridge applies negative output voltage, i.e., v p = −V i . Since the commutations take place when i Lr = 0, all semiconductors switch at zero-current switching, therefore, avoiding switching losses. Because of the softswitching feature, this operation mode, named half-cycle DCM, is very advantageous and it will be considered for the analysis in this work. To operate at half-cycle DMC, the converter parameters must satisfy the following conditions [21] :
where γ is the angular length of one half-switching period and I o is the load current. From these conditions, it is possible to design L r and C r , considering the operation range of the converter. The relation between the amount of charge stored in the capacitor (Δq) and its voltage (v C r ) is given by (5) . During the period 0 < t < T 0 (where T 0 is the resonant period), the capacitor voltage starts from −V C pk and reaches V C pk [see Fig. 1(c) ], thus Δv C r = 2V C pk . Likewise, the charge that flows through the capacitor during this period is defined as q, as shown in Fig. 1 
(c). This relation is described in (6)
The instantaneous average value of the input current (i i ) is calculated by (7) . As highlighted in this equation, the integral of the current during the time interval 0 to T s /2 is the charge accumulated in the capacitor [see Fig. 1(c) ]. Thus, the relation presented in (8) is found
Replacing (8) in (6), (9) is obtained, and it can be rearranged to obtain the peak voltage on the capacitor in function of the load (represented in this equation by the input current I i ), switching frequency and capacitance value, as presented in (10)
The output voltage of the converter is given by
B. Half-Bridge SRC
Besides the circuit shown in Fig. 1(a) , the SRC can also be implemented based on the HB topology, as shown in Fig. 1(b) . This circuit became well known in the literature as LLC converter, due to the configuration of the tank circuit, considering the magnetizing inductance of the transformer, and it has been widely used in telecommunications power supply applications. The operation of the HB-SRC is very similar to the one of the FB-SRC converter, previously described. Therefore, (2)- (8) are still valid for the HB-SRC. The difference between these two converters lies on the resonant capacitor voltage [which has an offset of V o in the HB-SRC converter, as shown in (12)] and also on the peak-to-peak value of the voltage v p . As can be seen in Fig. 1(c) and (d) , the FB-SRC synthesizes an ac voltage v p on the tank circuit input, with negative and positive values (−V i , V i ), whereas the HB-SRC generates a rectangular waveform voltage v p with zero and positive values (0, V i ). As a consequence, the output rectified voltage on the secondary side of the HB-SRC is given by (13) , which is half of the value, when compared to the FB-SRC output voltage [see (11) ] for the same parameters (V i and n). The main waveforms for the HB-SRC are shown in Fig. 1 
III. PROPOSED FAULT-TOLERANT CONVERTER
As already mentioned, depending on the semiconductors failure mechanisms, the device will assume two possible states:OC or SC [19] . For voltage source converter, which is the case of the SRC, the OC fault is not catastrophic, since the power transfer will be naturally interrupted. Instead, the SC fault is the main issue, because it can cause destructive damage to the power converter. In addition, the SC failure type is mostly likely to happen in the real application than the OC failure. Therefore, the reconfiguration scheme proposed in this work is analyzed for the SC fault case, although it can also be used for the OC fault.
A. Reconfiguration Scheme: Operation and Control Level
The proposed reconfiguration scheme for the SRC consists in configuring the FB-SRC in an HB-SRC after the fault, i.e., SC of a semiconductor. The detailed analysis is carried out in this section for the FB-SRC shown in Fig. 2 . Initially, as an example, it is assumed that switch S 4 is damaged in SC (see Fig. 2) ; hence, switch S 3 must remain open, avoiding SC of the input voltage source. Since switch S 4 is short-circuited, the point b (highlighted in Fig. 2 ) is directly connected to the primary side ground and the damaged device is used as a circuit path, resulting in the same circuit of the Fig. 1(b) . Meanwhile, the healthy leg (composed of S 1 and S 2 ) operates normally. Fig. 3 shows the operation states of the SRC after the fault, i.e., after the reconfiguration, where it can be seen that the damaged switch S 4 being used as a circuit path. Fig. 4 shows the main waveforms of the FB-SRC when a fault happens.
As the HB-SRC provides only half of the output voltage compared to the FB-SRC, the output voltage of the converter after the fault will be half of its original value, which is not desired. Thereafter, to overcome this problem and keep the output volt- age constant after the fault, a modification to the circuit of the secondary side rectifier is proposed and a novel reconfigurable rectifier is obtained. Fig. 5(a) shows the topology of the standard full-bridge rectifier (FBR), which is the most used in the secondary side of the SRC [11] , [3] - [10] . In this configuration, the output is given by v o = v s p k . Fig. 5(b) shows the topology of the voltage-doubler rectifier (VDR), which is also popular in the literature; however, it has not so far been applied to the SRC. In this configuration, the rectified output voltage is given by v o = 2v s p k . Thus, in order to use the voltage-doubler characteristic of the VDR in case of fault of the SRC, keeping its output voltage constant, a reconfigurable rectifier circuit presented in Fig. 5(c) is proposed. The proposed rectifier has two split capacitors and an additional switch (S f ) that allows us to connect one side of the high-frequency transformer secondary winding directly to the middle point of the capacitors, becoming a VDR.
B. Fault-Tolerant SRC: Topology and Hardware Level
The operation in normal and faulty conditions is depicted in Fig. 5(d) and (e), respectively. In normal operation, switch S f is open, and the rectifier operates as a standard FBR. In the fault case, switch S f is ON, and then the leg composed of the diodes D 3 and D 4 is bypassed. The bottom side of the secondary winding is connected to the middle point of the capacitors C 1 and C 2 , as depicted in Fig. 2(e) . Therefore, the circuit operates as a VDR, and the output voltage value is twice the value in normal operation. Finally, Fig. 6 shows the complete proposed fault-tolerant SRC (FT-SRC).
The main waveforms for the proposed FT-SRC before and after a failure are depicted in Fig. 7 . As can be observed, before the failure (normal operation) the voltages v p and v C r have an average value equal to zero and the output voltage is given by V o . After the failure in switch S 4 for example, there is the reconfiguration, in which the FB-SRC will operate as an HB-SRC and switch S f is activated, so that the output stage can operate as the VDR. Consequently, the output voltage will remain in the same value, as desired. The effect of the reconfiguration is only observed on the voltage v C r , which has an expected offset of V o , and on the the current i Lr , which must be twice the previous value to process the same amount of power than before. Both characteristics are inherent of the HB-SRC. To detect the fault and identify the faulty semiconductor, a fault detection and diagnosis method must be implemented. The main goal of this work is to propose the reconfiguration scheme for the SRC converter and to propose the FT-SRC, as already mentioned. Hence, existing methods can be used to identify the failure in the proposed converter. It is well known that the IGBT devices can withstand abnormal current during a short period of time, usually around 10 μs [20] , [22] , which is considerably large. Among the various methods that can be applied to this converter, desaturation detection method [23] , protection by gate voltage limiting, current mirror method [23] , and gate voltage sensing [20] are very promised. All these indicated methods require the sensing of device collector voltage and/or current and, therefore, they are considerably simple to be implemented. Fig. 8 shows the protection method based on the desaturation detection interfaced with the logic system, used to diagnosis the faulty leg. In case of fault of switch S 4 , the collector voltage of S 3 (v ce S 3 ) increases from the low saturation value to the dc link, while the gate signal is still high. In that case, the protection circuit disables the gate drive (through the signal en H W ) and sends a signal (F T 3) to the diagnosis system, to identify the faulty device. This method needs around 1 μs to 5 μs to detect the fault and actuate [20] , protecting the device. Since the IGBT can withstand an SC current for 10 μs, the detection method is very suitable for this application.
In case of an OC fault, the proposed solution is still valid. Instead of opening the healthy IGBT of the faulty leg, the logic system must close this IGBT. As an example, in case of an OC fault of switch S 4 , switch S 3 must remain closed, in order to be used as a path of the circuit. Therefore, to extend the proposed solution for an OC fault actuation, only the logic system must be adjusted.
IV. EXPERIMENTAL RESULTS
In order to verify the performance of the proposed FT-SRC converter and to attest the theoretical analysis presented in this letter, a 10 kW prototype was built and experimental results were obtained. The converter specifications are shown in Table I, while the resonant tank circuit parameters are shown in Table II . The prototype design was performed using the previous described equations. A 1.2 kV IGBT IHW40N120 was selected as the main switch and it was used on the primary and secondary sides, in which the intrinsic diodes of the IGBT were used as rectifiers. The converter operates in an open loop and the gating signals are generated by the DSP. To evaluate dynamically the performance of the converter under fault case, an SC on switch S 2 was emulated by software in the DSP. No diagnosis method was used, since it is not the main focus of this letter. Fig. 9 shows photo of the prototype and the main waveforms for the converter operating in the steady state at a nominal condition. The results were obtained for the converter operating in the steady state (before and after the fault) and also dynamically during the fault and they are discussed herein. For safety reasons, the dynamic results were obtained for reduced input and output voltages.
Initially, the converter was tested considering only the reconfiguration scheme in the primary bridge, without the proposed reconfigurable rectifier, in order to verify the inherent capability to withstand a fault of the SRC. The test was performed with input and output voltage of 200 V and 300 V, respectively, and the results for this condition are presented in Fig. 10 . The dynamic response of the FB-SRC during the fault of switch S 2 is depicted in Fig. 10(a) , in which it is observed that the converter remains operational after the fault, proving its inherent ability to handle the fault, as described in Section III. As expected the output voltage drops to half of its value (from 300 to 150 V) after the fault and the capacitor voltage has an offset of V o . The inductor current is also reduced, because the test was performed with constant resistance as load and therefore reduction on the output voltage implies in reduction on power. The detailed wave- forms before and after the fault can be observed in the Fig. 10(b) and (c), respectively.
Afterwards, the proposed FT-SRC (including the proposed rectifier) was tested, for an input voltage of 350 V and output voltage of 500 V and the main results are presented in Fig. 11 . The dynamic behavior during the fault on switch S 2 of the proposed FT-SRC is shown in Fig. 11(a) and as can be seen in this figure, the converter remains operational after the fault and it provides a constant output voltage (500 V) even after the fault, attesting the effectiveness of the proposed rectifier and the converter. As the output voltage remains constant, the amount of processed power is the same before and after the fault and therefore the amount of current on the resonant tank is twice after the fault, because of the HB configuration on the primary side. The detailed waveforms before and after the fault can observed in the Fig. 11(b) and (c), respectively. To summarize, the results have shown that the proposed converter can handle an SC fault in one device and still provide the required output voltage and power, keeping the continuity of operation. 
V. CONCLUSION
This letter has proposed an FT-SRC. The basic operation of the SRC based on the FB and HB topologies was described. Then, a semiconductor SC fault case is evaluated for the FB-SRC and a reconfiguration scheme, in which the FB-SRC operates as an HB-SRC, is presented. As a result of the reconfiguration, the output voltage is reduced. To overcome this problem a modified rectifier that can be reconfigured in a voltage-doubler rectifier, keeping the output voltage constant, is proposed.
The main advantages of the proposed converter are postfault operation, simple implementation, reduced number of additional components, and no efficiency deterioration. However, the resonant capacitor must be designed for higher voltage and the current effort on the healthy devices in failure mode operation is twice than that in normal mode operation.
Experimental results for a 10 kW prototype were obtained and the effectiveness and advantages of the proposed fault-tolerant SRC has been demonstrated.
